[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[microblaze-uclinux] Dynamically Changing the clock...
- To: microblaze-uclinux@xxxxxxxxxxxxxx
- Subject: [microblaze-uclinux] Dynamically Changing the clock...
- From: Ryan Angilly <angilly@xxxxxxxxx>
- Date: Tue, 16 Nov 2004 16:43:22 -0500
- Domainkey-signature: a=rsa-sha1; q=dns; c=nofws; s=beta; d=gmail.com; h=received:message-id:date:from:reply-to:to:subject:mime-version:content-type:content-transfer-encoding; b=AWtWHL8wXSyjrdp0y7BFUJqs97PmrjDVHDVdkVWV0f2rhQv3fj6/lCU7YkqIpL9L/I2Tw+9QvUxO8EdtaoNWVS0wdfiOTJJ/Fijy22RD4+T8dH+uMTU2o33iVIDJGSaBVmVMDf/GzlQgUcBNLTED2wUTZdD52qvV0nBqxIRamfA=
- Reply-to: microblaze-uclinux@xxxxxxxxxxxxxx
- Sender: owner-microblaze-uclinux@xxxxxxxxxxxxxx
I have an application where I want to change the core clock speed of
the microblaze on the fly. I haven't tried anything yet, but I'm
thinking about installing a little programmable clock divider that
sits between the clock pad on the FPGA and the input to the sys_clk
signal in microblaze. Has anyone done anything like this, and is it
as monsterously hard as I think it's going to be?
Thanks,
--
Ryan Angilly
President -- Sigma Phi Epsilon
Research Assistant -- Machine Vision Laboratory
Program Manager -- WPI PANSAT Nanosatellite
Worcester Polytechnic Institute M.S. '06
___________________________
microblaze-uclinux mailing list
microblaze-uclinux@itee.uq.edu.au
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/