[microblaze-uclinux] Interrupt priority

["Taeweon Suh" <suhtw@xxxxxxxxxxxxxx>]

Hi John,

I referenced your Virtex-4 design posted on your web. Now, the interrupt
priority looks different. I copied & pasted it below,

 PORT Intr = mdm_intr & uart_intr & ps2_1_intr & ps2_2_intr & iic_intr &
ac97_play_intr & ac97_record_intr & sysace_intr & phy_mii_int &
ethernet_intr & usb_hpi_int & timer_intr

As usual, a timer is the highest. But, it looks like other interrupts'
priority don't matter. The reason I am asking this is this.
I successfuly boot uClinux on an Avnet board, so I tried another board I
have, which is ML310. On ML310, uClinux start booting but hung in
"Calibrating delay loop..." message.

According to previous solutions about this problem, the interrupt priority
should be timer & uart0 & uart1 & ethernet (timer highest) like the below,

PORT Intr = ethernet_intr & uart_intr & uart_intr0 & timer_intr

Even after following this, the problem persists on ML310.
The only thing I can think of is that my ethernet module is bogus. I mean
on ML310, ethernet should be connected through PCI bridge interface in
Virtex-II Pro. So, instead of using PCI bridge interface, I just added
ethernet module on OPB bus. So, it is not-working-ethernet module.

Could this (ethernet) be a source of the problem?

Thanks in advance.

Taeweon

----------------------------------------------
Taeweon Suh

Ph.D. Candidate
School of Electrical and Computer Engineering
Georgia Institute of Technology
Atlanta, Georgia USA

Lab: CoC345
Tel: +1-404-385-6273
E-mail: suhtw@ece.gatech.edu
----------------------------------------------

___________________________
microblaze-uclinux mailing list
microblaze-uclinux@itee.uq.edu.au
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/