[microblaze-uclinux] microblaze and 64 bit memory over PLB bus

["Antti Lukats" <lukats@xxxxxxxxx>]

sorry for asking this here (but I kind feel I would not get an answer on
caf)

anyone has made it own microblaze soc (eg not using ML401 derivate) where
PLB is connected to microblaze OPB over bridge and some peripherals live on
the PLB bus? I am struggling with this and can find the problem, for testing
I just connected PLB GPIO, it seems to be kind of visible over OPB2PLB
bridge, but there is defenetly any writes working :(

This can be done and is used in ML401 ref design, but there seem to be some
'special gotchas' that one has to know to make it work, so if anyone had
some problem with similar design and has some hints I would be extremly
thankful

antti

___________________________
microblaze-uclinux mailing list
microblaze-uclinux@itee.uq.edu.au
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/