[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [microblaze-uclinux] StarterKit+uClinux beginer
Hi David.
Parts of PAR report:
Device Utilization Summary:
Number of BSCANs 1 out of 1 100%
Number of BUFGMUXs 2 out of 8 25%
Number of DCMs 1 out of 4 25%
Number of External IOBs 46 out of 173 26%
Number of LOCed IOBs 46 out of 46 100%
Number of MULT18X18s 3 out of 12 25%
Number of RAMB16s 4 out of 12 33%
Number of Slices 1862 out of 1920 96%
Number of SLICEMs 338 out of 960 35%
--------------------------------------------------------------------------------
Constraint | Requested | Actual |
Logic
| | |
Levels
--------------------------------------------------------------------------------
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A | N/A | N/A
pin" 20 ns HIGH 50% | | |
--------------------------------------------------------------------------------
TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP | 20.000ns | 19.926ns | 18
"dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin | | |
HIGH 50% | | |
--------------------------------------------------------------------------------
In future I plan create OPB core UART + timer + Interrupt controller, i
evaluating free ~%30 of chip.
But I do not know how write drivers for this core in context OS.
3.14
----- Original Message -----
From: "David Banas" <dbanas@nuhorizons.com>
To: <microblaze-uclinux@itee.uq.edu.au>
Sent: Friday, August 19, 2005 8:33 PM
Subject: RE: [microblaze-uclinux] StarterKit+uClinux beginer
> Are you sure that your place&route ran w/o errors? I wasn't aware that you
> could fit this design in a '200.
___________________________
microblaze-uclinux mailing list
microblaze-uclinux@itee.uq.edu.au
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/