RE: [microblaze-uclinux] why such idiv latency of 34 cycles?

[Rudolf Usselmann <rudi@xxxxxxxx>]

On Tue, 2005-08-23 at 12:36 +0100, Goran Bilski wrote:
> Hi,
> 
> Division is a serial algorithm which can not easily be parallelized like multiplication.
> 32 bit division requires 32 cycles, the 2 extra cycles are added for handling the result sign and the sign of the operands.
> Just creating 2 bit of result per clock cycle is a large increase in the complexity of the implementation.
> 
> There exists a number of different algorithm for doing division but non is as small as this single-bit implementation.
> 
> Göran

Goeran,

why not give users the option of a single, dual or quad bit(radix)
divider ? The additional logic a two bit divider would add isn't
that much larger ...

Kind Regards,
rudi
=============================================================
Rudolf Usselmann,  ASICS World Services,  http://www.asics.ws
Your Partner for IP Cores, Design, Verification and Synthesis
****** Certified USB 2.0 HS OTG and HS Device IP Cores ******


___________________________
microblaze-uclinux mailing list
microblaze-uclinux@itee.uq.edu.au
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/