[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [microblaze-uclinux] SMSC 91c111 with microblaze over EMC

Hi Johan and all others,
thank you for your replies, I'm sorry for the very late feedback, I was forced to do other things than the ethernet stuff first. Unfortunately I wasn't able to get the SMSC runnin' yet, I seem to have found the right addresslines of the emc :-) and the chip resets and negotiates as the green (link) and orange (tx and rx) LEDs suggest but I can't get data over the line. One strange thing is that the emc 2.00 doesn't work even to this point, only the older 1.10b works. To Johan : The LCLK signal like some other unused signals is pulled high at all times. What really disturbs me is the fact that I can't test the mac-registers allright as suggested in the SMSC AppNote9.6. There is everything read out but the written 0x55 (is it possible by the way to write all of the registers ?) Another thing is that I can't just write an address over the "XIo_Out8(address, data)" command. When I for example just write a "4" there is (different) activity on all three address lines instead of only one ? Why could that be? 
I'd appreciate every hint
Thank you,
Matthias


Johan Bernspång schrieb:


Hi Matthias, and the rest
When I interfaced a lan91c111-device recently I just created a very simple VHDL-interface (instead of using the EMC) since I'm working on our own custom board. The module consists of a FSM which is working according to the timing spec on page 114 in the data sheet. Have you made sure that the LCLK signal is pulled high during your asynchronous transactions to the chip?
The reset-signal is active high. I'm not using that pin to reset the chip though since there is no EEPROM on my board. I'm resetting the chip through the driver instead.
So far, I've just been working with 16-bit transactions since I have a dedicated Microblaze running the TCP/IP-stack at 67 MHz. 

/Johan

-----------------------------------------------
Johan Bernspång, xjohbex@xxxxxxxx
Research engineer

Swedish Defence Research Agency - FOI
Division of Command & Control Systems
Department of Electronic Warfare Systems

www.foi.se

Please remove the x's in the email address if
replying to me personally.
-----------------------------------------------



Matthias Heise wrote:


Hi George,
I'd like to use a direct (async) interface, if possible 32 bit (I heard about problems with the 32bit mode) 
Matthias

George Smith schrieb:


I'm using the 91C111 on several of my devices. Which interface mode are
you using? ISA (async) 16 or VESA (sync) 32 or the direct 32 mode?

gesmith
On Wed, 2006-01-04 at 04:39, Matthias Heise wrote:

Hi ,
I connected the smsc macphy chip over emc to my microblaze system and can write out addresses and data on the correct lines (tested them all with oszilloscope :-( ) . Then I try to write and read the registers just as described in the smsc application note 9.6. But obviously the data isn't taken in by the chip as I only read the same values, no matter what I write. There is activity on the read and write enables. A classic would be the reset line, can anyone confirm that it is (most unusual) high-active ? I couldn't find any information saying that it is low though. Anyway I'm stuck. Any helpful ideas ? 
Thank you,







___________________________
microblaze-uclinux mailing list
microblaze-uclinux@xxxxxxxxxxxxxx
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/ 






--
mit freundlichen Grüßen
best regards

Matthias Heise

ZEUTEC Opto-Elektronik GmbH
im Zentrum für Energie und Technik
Kieler Strasse 211
24768 Rendsburg
Germany

Tel.: +49-4331-136 799
Fax.: +49-4331-136 651
m.heise@xxxxxxxxx
http://www.zeutec.de 
___________________________
microblaze-uclinux mailing list
microblaze-uclinux@xxxxxxxxxxxxxx
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/