Re: [microblaze-uclinux] SMP

[Paul Hartke <phartke@xxxxxxxxxxxx>]

Hi George,

What is your definition of SMP?  Since Microblaze doesn't natively support
hardware cache coherency, I don't think SMP is possible in the mainline
sense of the term.  However, there are lots of folks doing multi-processor
designs which are described throughout the archives.

Not sure I understand the point about write allocate on a miss...

Paul

Quoting George Smith <gesmith@xxxxxxxxxxxxxxxxxx>:
> hi
>  Is anyone working with microblaze as an SMP with uClinux? If so how are
> you over coming the fact that the cache doesn't do a write allocate on
> miss?
>
> gesmith
> --
> George Smith
> VP Engineering
> Linear Acoustic, Inc
>
___________________________
microblaze-uclinux mailing list
microblaze-uclinux@xxxxxxxxxxxxxx
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/