Re: [microblaze-uclinux] XUPV2P Board with 512MB DIMM

[Paul Hartke <phartke@xxxxxxxxxxxx>]

Hi Juergen,

Several comments.  First, as you note, almost all the reference designs use
the 256MB dimm.  Unless there is a specific reason you require the larger
DIMM, the path of least resistance is to use the same configuration as
almost all the reference designs.

Second, is this one of the 512MB Dimms from Digilent?  If so, then using EDK
8.2 BaseSystemBuilder and selecting the correct DIMM in the wizard should
work.  This will use the mch_opb_ddr memory controller which I've used
successfully.

Finally, Yes, you have to recompile the kernel anytime the underlying
hardware changes.  However, this is because the kernel is accessing more
memory not because of the different memory controller.

Paul

Quoting reichardt@xxxxxxxxxxxxxxxxxxxx:
> Hi folks,
> I just joined the uClinux project and have a XUPV2P board available which
> is
> equipped with a 512MB DIMM memory.
> Normally all Xilinx reference designs use the 256MB DIMM modules. Also
> the
> download project from the xilinx homepage uses 256MB DDR.
>
> With other design implementations I had to learn that the 512MB opb_ddr
> interface
> has significant timing problems if I use ISE 7.1i. I was told that those
> problems are
> solved by using ISE 8.1 or 2.
>
> So my questions:
> - Did anyone use the XUPV2P with 512MB DDR
> - Do you use ISE7.1 or ISE8.x
> - If you use the 512MB DDR, did you have to recompile the image.bin
> because the
> opb_ddr IP names and so the information in the xparameters.h are
> different?
>
> Thanks in advance
>
> Juergen
>
___________________________
microblaze-uclinux mailing list
microblaze-uclinux@xxxxxxxxxxxxxx
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/