RE: [microblaze-uclinux] Using different start address for System. map

["Naser Khosro Pour" <naser.khosropour@xxxxxxx>]

Yes john, I am using MPMC and XCL buses for a virtex-5 board with XC5VLX110T
FPGA! I think totally 256K Cache size can be used! 

Best Regards
Naser Khosro Pour
Tel: +41 21 69 31139
Cell: +41 78 69 58 741
Ecole Polytechnique Federale de Lausanne (EPFL)
INF 338, Station 14, ESL-IEL-STI-EPFL
1015 - Lausanne (Switzerland)
Website: http://esl.epfl.ch

-----Original Message-----
From: owner-microblaze-uclinux@xxxxxxxxxxxxxxxxxxxx
[mailto:owner-microblaze-uclinux@xxxxxxxxxxxxxxxxxxxx] On Behalf Of John
Williams
Sent: Monday, November 16, 2009 11:42 AM
To: microblaze-uclinux@xxxxxxxxxxxxxx
Subject: Re: [microblaze-uclinux] Using different start address for System.
map

> Thanks for your comments. It was quite useful. As you guess, my system is
only a test platform for multiprocessor study and I have added a simple
message passing protocol between processors by hacking kernel, however as
you said it?s very slow...!

Are you using MPMC and XCL connections from the CPUs to MPMC?  And,
the biggest caches you can find!

John
--
John Williams, PhD, B.Eng, B.IT
PetaLogix - Linux Solutions for a Reconfigurable World
w: www.petalogix.com  p: +61-7-30090663  f: +61-7-30090663

___________________________
microblaze-uclinux mailing list
microblaze-uclinux@xxxxxxxxxxxxxx
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive :
http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/



___________________________
microblaze-uclinux mailing list
microblaze-uclinux@xxxxxxxxxxxxxx
Project Home Page : http://www.itee.uq.edu.au/~jwilliams/mblaze-uclinux
Mailing List Archive : http://www.itee.uq.edu.au/~listarch/microblaze-uclinux/